INTRODUCTION
In [1] the Hardware Interface (HI) architecture was proposed to bring the common sense of the time to the standalone Measurement Instruments (MIs) [2] , [3] in operative scenarios in which no stable network is available. The time coordination of the operations of MIs is difficult when: (i) the network topology does not provide a continuous, reliable and stable link, wired or wireless, to the whole network [4] - [15] , (ii) the installation of new wired or wireless links or repeaters would be expensive or not physically or technically possible [16] - [19] , and (iii) a time constraint requires both fast and efficient solutions [20] - [22] . In these cases, no network services are available for the standalone MIs and synchronization services based on packet exchange as the std. IEEE1588 cannot be used [23] .
The HI architecture includes a counter driven by a clock, and a Programmable Interface Controller (PIC). The HIs are synchronized by enabling the HI counters at the same time. After that, the HIs are moved and connected to the standalone MIs that can be in different places where no networking is available. The time coordination of the measurement operations is achieved by triggering the MIs in synchronized modality.
The software and hardware architecture of the HI are designed so that (i) the random effects of the operating system are avoided, and (ii) the polling cycle to check the trigger condition is reduced [24] - [26] . The result is that the synchronization accuracy between two triggers sent to the standalone MIs is one clock period.
In the paper, the mathematical model of the contribution of each hardware and software component to the synchronization delay is developed. The analysis of the mathematical model highlights that to improve the synchronization accuracy two solutions can be argued: (i) increasing the clock frequency, and (ii) reducing the phase delay between clocks.
The first solution involves problems in the design of the HI [27] , and increases the power consumption [28] .
The second solution is more advantageous than the first and it is developed in this paper. To this purpose, the hardware architecture of the HI is upgraded by adding the programmable delay line after the clock block. This delay line permits realignment of the clock signals of the HIs once their phase delays are previously evaluated.
The phase delay evaluation and the successive tuning of the delay line are performed in the synchronization phase of the HIs. The first step of the synchronization phase concerns the evaluation and compensation of the clock delays by tuning the programmable delay line. The second step concerns the synchronized start of the counter block, as in [1] . During the synchronization, communication between the HIs is required. During the triggering of the MIs communication among HIs is not required and the synchronized measurement procedure can be performed also in the absence of networking.
The paper is organized as follows: in Section 2 the hardware architecture and the performed logical operations of the upgraded HI are presented; in Section 3 the mathematical model of the synchronization delay is analysed; in Section 4 the experimental results are discussed; finally, conclusions are drawn in Section 5.
OPERATIONS PERFORMED BY THE UPGRADED HI
The upgraded HI compensates the delay between the trigger signals sent to the MIs, as in [1], as well as the clock phase delays, to further reduce the synchronization delay.
The upgraded HI is composed by five blocks (Figure 1 (Figure 1 ) and the Master PC on the basis of the procedure described in Subsection 2.1.
HI synchronization procedure
The synchronization procedure is organized in two successive steps.
The first step requires the connection among the Master PC, two HIs and the Starter Block, as shown in Figure 1 .
The Master PC commands: (i) each HI to pull down the pin Tr OK in order to inhibit the Start Count block, (ii) the Starter Block to measure the phase delay t ph between the clocks of HI#1 and HI#2 connected to the pins Clk 1 and Clk 2 of the Phase Delay Measurement Block (PDMB).
The PDMB is equipped by an internal counter with period T clk_starter = 5 ns equal to 1/20 of the HI clock period that is 100 ns. Therefore, the clock frequency of the starter block is 200 MHz. The mean value of 100 measures of the clock phase delay is sent to the Master PC by the Universal Serial Bus connection, and, successively, by the Wi-Fi interface to the HIs for tuning the programmable delay line.
Experimental tests indicate that after the synchronization, due to the hardware and software architecture of the HI and the starter block, the phase delay is lower than the resolution of the starter block (5 ns). In particular, by using a Digital Storage Oscilloscope with resolution 0.1 ns, the measured clock phase delay is 2.2 ns with standard deviation 0.9 ns. Increasing the number of measurements does not provide any advantage because the mean value does not significantly change and the standard deviation is less than the resolution of the starter block. The tuning procedure ends if:
where T PDL is the resolution of the programmable delay line. This condition ensures that the tuning procedure ends in the case the measured phase delay cannot be further evaluated, if
Once the phase delay is compensated, the second step of the synchronization procedure starts. As in [1], the Master PC sends the following trigger conditions to the two HIs:
 n itp number of impulses that the PIC must count before triggering the MI,  n m number of repetitive measures to be executed by the MI,   m number of impulses between two consecutive measures.
In order to execute synchronized measurement operations it is necessary that n itp and n m are identical for both the HIs. Once this information is received, the HI pulls up the pin Tr OK .
When both the pin Tr OK of HI#1 and HI#2 are high, the pin Ps of the Start Count block is pulled up and the Counter block of each HI starts.
The signal on pin Ps is sent to the HIs in parallel connection, guaranteeing that the delay between the start of the Counter blocks is determined only by their hardware characteristics.
Once the PICs receive the impulse, the HIs can be disconnected from the Starter block and connected to the standalone MIs. The Wi-Fi connection is involved in the synchronization process of the HI only for the transmission of the trigger generation parameters (n itp , n m ,  m ) and the measured phase delay for the tuning of the programmable delay line. Therefore, the Wi-Fi interface does not influence the synchronization accuracy. As a consequence, any boards implementing the conversion Wi-Fi-Serial communication can be used.
Triggering procedure
The time coordination among the operations executed by the MIs is obtained by the synchronized trigger signals sent by the HIs.
At the beginning, each HI set n itp and after that generates the trigger signal. Successively, all the HIs start the count simultaneously. The program set up in the PIC counts the counter impulses and checks whether the actual count is equal to the set-up value. These operations are performed before the successive impulse occurs. This reduces the effect of the polling to check the trigger condition. Figure 2 shows the block diagram of the operation performed by the PIC: 1) the internal variable i is incremented; 2) if i = n itp , then HI sends the trigger signal by generating an impulse signal in the RB1 line, and the new values are updated n itp = n itp + m , n m = n m -1; 3) else go to step 1; 4) if n m = 0, the triggering procedure ends.
SYNCHRONIZATION DELAY ANALYSIS
The synchronization delay T between two triggers is determined by the hardware architecture of the two HIs and the time needed to execute their operation (Figure 3 ). It is [1]:
where:  T c1 and T c2 are the clock periods of HI#1 and HI#2, respectively;  T p1 and T p2 are the clock periods of PICs equipping HI#1 and HI#2, respectively;  n c is the counting number of HI#1 and HI#2, equal to gate of HI#1 and HI#2, respectively;  O P is the start offset time between two PICs;  E P1 and E P2 are the time intervals required by the hardware of the two PICs to pull up the pin RB1 and, then, trigger the MI. Owing to the synchronized start of the counting, O P has no influence in the evaluation of T.
By considering the vector x made up of: n c , n p , T c1 , T c2 , T p1 , T p2 , E P1 , E P2 , O C , the variation of the synchronization time delay (1) evaluated according to [29] is:
where: Since the two HIs have the same hardware, it is:
Moreover, absence of conditional jumps and correlation between parameters can be assumed. In fact, to check the trigger condition in the software set up in the PIC there are no conditional jumps and the parameters in (2) are related to independent devices. The variation range of  Tc and  Tp is according to the propagation delay of the hardware components and can be evaluated by their datasheet.
The variation range  Oc depends on t Ph . In particular two cases can occur:
 if t 1 and t 2 are before the raising edge of the clock signals (Figure 4a) , Oc =t Ph . Indeed, the counters of HI#1 and HI#2 are sensitive to the raising edges of the clocks that have lower delay;  otherwise Oc = Tct Ph (Figure 4b ). The gate of the HI#1 counter is opened before the occurrence of the raising edge of the HI#1 clock, the gate of HI#2 counter is opened after the occurrence of the raising edge of the HI#2 clock. Consequently, the HI#2 counter will be sensitive to the successive raising edge of the HI#2 clock.
Since (Figure 4a) . As a consequence, O C value is decreased.
The programmable delay line permits the reduction of the variation range of t Ph according to its resolution. As a consequence of the parallel connection among Starter Block and the two HIs, |t 2 t 1 | is of some ps and then negligible with respect to t Ph . In fact, |t 2 t 1 |is determined by the propagation delay in the two cable lengths of (0.150±0.001) m connecting the pin Ps of the Starter Block with the start input pin of the HIs, and the difference between times to change the gate states. Owing to the propagation speed of the signal, the difference between t 1 and t 2 is about 5 ps. The difference between the times to change the gate states is in the order of 10 ps. Therefore, the difference between t1 and t2 is almost 15 ps, negligible with respect to Tc = 100 ns. It can be assumed that t 1 ≈t 2 =t*. Due to periodicity of the clock signal the probability that t* is included in the time interval T C is 1. The corresponding probability density function is:
Consequently, the probability p that t* occurs in the time interval t Ph is [30] :
By taking into consideration that at the end of the synchronization procedure t Ph <5ns and Tc=100ns, it results in p<5 %.
Therefore, by using the programmable delay line, both O C and  Oc can be reduced to the order of ns.
EXPERIMENTAL TESTS
Experimental tests are developed in order to validate the correctness of the operations performed by the upgraded HI and to evaluate the time delay between two trigger signals.
The HI is equipped with a thermal compensated clock with period 100 ns.
The measurement of the time delay between the trigger signals is executed by connecting the pins RB1 of the HI#1 and HI#2 to the input channels Ch#1 and Ch#2, respectively, of the Digital Storage Oscilloscope (DSO) Tektronix TDS7154B, as shown in Figure 5 .
The sampling frequency of the DSO is set to 10GS/s, to ensure a sampling period equal to 0.1 ns.
The Master PC is connected by a GPIB interface bus to the DSO, and sends the trigger conditions to the two HIs by Wi-Fi connection. In the experimental tests the trigger conditions are the same for both HIs.
The time delay between the triggers is evaluated by means of the number of samples occurring between the crossing of the established threshold by the two input signals. In particular, denoting i and j the indexes corresponding to the samples crossing the threshold, and dt the sampling period of DSO, the time delay is: Figure 5 . Experimental setup to evaluate the delay between the trigger signals generated by two HIs.
In the first set of experiments the following parameters are set: n itp = 351562, n m =4000, and m = 39062. With this setup, the first trigger is generated after n itp *2 8 *100 ns = 9 s from the end of the HIs synchronization. This time is enough to disconnect the HIs from the Starter Block and to connect them to the MIs. The successive 4000 triggers are generated each m * 2 8 * 100 ns = 1 s. Figure 6a) shows the trend of T versus the acquisition time, Figure 6b ) its histogram in the case the synchronization of the two HIs is performed at the beginning and the programmable delay line is not used. In this case T is characterized by the mean value = 62.3 ns and standard deviation = 0.4 ns. Similarly, Figures 6c) and 6d) show the trend of T and its histogram evaluated by repeating the synchronization procedure. In this case T is characterized by =86.1 ns and = 0.4 ns. Figure 6 shows that, without the programmable delay line, the mean value of the delay between the HI triggers depends on the synchronization procedure and does not change during the observation time. In the two different experiments the widths of the variation ranges are comparable. These results confirm the effectiveness of the proposed synchronization procedure to compensate for t ph .
The results of repeated experiments highlight: (i) the proper operation of the upgraded starter block makes that the delayed start of the PIC does not influence the synchronization accuracy and (ii) with the upgraded HI architecture, the delay between the trigger signals is a low percentage of the clock period of HI.
CONCLUSIONS
The synchronization accuracy of the Hardware Interfaces (HIs) bringing the common sense of the time to standalone MIs [1] is improved.
The HI architecture is upgraded by adding the programmable delay line after the clock in order to reduce the phase delay that is the main source degrading the synchronization accuracy.
The synchronization procedure is also upgraded to provide the measurement of the phase delay that must be compensated by adjusting the delay line.
The experimental results indicate that, by considering the actual realization of the upgraded HI, the accuracy obtained is a low percentage of the HI clock period, whereas with the previous configuration it is one clock period.
The on-going activity is devoted to developing a HI able to work in scenarios with or without networking. When the network is not available, the HI works as described in the paper. When the network is available, the HI will implement a synchronization procedure based on packet exchange.
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